

5A, 32V, 380kHz, Asynchronous Step-Down Converter

#### **Features**


- Wide Input Voltage from 8V to 32V
- Output Current up to 5A
- 50mW Integrated P-Channel Power MOSFET
- · High Efficiency up to 91%
  - Pulse-Skipping Mode(PSM)/PWM Mode Operation
- Adjustable Output Voltage from 0.8V to 90%VIN
  - 0.8V Reference Voltage
- · Current-Mode Operation
  - Stable with Ceramic Output Capacitors
  - Fast Transcient Response
- Power-On-Reset Monitoring
- Fixed 380kHz Switching Frequency in PWM Mode
- · Built-in Digital Soft-Start
- Output Current-Limit Protection with Frequency Foldback
- 70% Under-Voltage Protection
- · Over-Temperature Protection
- <5mA Quiescent Current During Shutdown</p>
- Thermal-Enhanced SOP-8P Package
- Lead Free and Green Devices Available(RoHS Compliant)

### **General Description**

The APW7090 is a 5A, asynchronous, step-down converter with integrated  $50m\Omega$  P-channel MOSFET. The device, with current-mode control scheme, can convert 8~32V input voltage to the output voltage adjustable from 0.8V to 90% VIN to provide excellent output voltage regulation.

The APW7090 regulates the output voltage in automatic PSM/PWM mode operation, depending on the output current, for high efficiency operation over light to full load current. The APW7090 is also equipped with power-on-reset, soft-start, and whole protections (under-voltage, over- temperature, and current-limit) into a single package. In shutdown mode, the supply current drops below 5µA. This device, available in a 8-pin SOP-8P package, provides a very compact system solution with minimal external components.

### Pin Configuration



## **Applications**


- LCD Monitor/TV
- Set-Top Box
- · Protable DVD
- · Wireless LAN
- · ADSL, Switch HUB
- · Notebook Computer
- · Step-Down Converters Requiring High

Copyright @ ANPEC Electronics Corp.


ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



## **Simplified Application Circuit**



## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).



## **Absolute Maximum Ratings** (Note 1)

Symbol	Parameter	Rating	Unit	
V <sub>IN</sub>	VIN Supply Voltage (VIN to GND)		-0.3 ~ 40	V
V <sub>LX</sub>	LX to GND Voltage	>100ns	-2 ~ V <sub>IN</sub> +0.3	V
VLX	LX to GND voltage	<100ns	-5 ~ V <sub>IN</sub> +6	
V <sub>cc</sub>	VCC Supply Voltage (VCC to GND)	V <sub>IN</sub> > 6.2V	-0.3 ~ 6.5	V
V CC		V <sub>IN</sub> ≤ 6.2V	< V <sub>IN</sub> +0.3	
$V_{UGND\_GND}$	UGND to GND Voltage	-0.3 ~ V <sub>IN</sub> +0.3	V	
$V_{VIN\_GND}$	VIN to UGND Voltage	-0.3 ~ 6.5	V	
	EN to GND Voltage	-0.3 ~ 20	V	
	FB, COMP to GND Voltage	-0.3 ~ V <sub>cc</sub> +0.3	V	
	Maximum Junction Temperature	150	°C	
T <sub>STG</sub>	Storage Temperature	-65 ~ 150	°C	
$T_{SDR}$	Maximum Lead Soldering Temperature (10 Seconds)		260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance in free air  SOP-8P	50	°C/W
θις	Junction-to-Case Thermal Resistance in free air  SOP-8P	10	°C/W

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of DFN4x3-14 is soldered directly on the PCB.

## **Recommended Operating Conditions (Note 3)**

Symbol	Parameter	Range	Unit
V <sub>IN</sub>	VIN Supply Voltage	8~ 32	V
	VCC Supply Voltage	4.0 ~ 5.5	V
V <sub>OUT</sub>	Converter Output Voltage	0.8 ~ 90%V <sub>IN</sub>	V
I <sub>OUT</sub>	Converter Output Current	0 ~ 5	Α
	VCC Input Capacitor	2.2	μF
	VIN-to-UGND Input Capacitor	2.2	μF
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the application circuit.



## **Electrical Characteristics**

Unless otherwise specified, these specifications apply over  $V_{IN}$ =12V. Typical values are at  $T_A$ =25°C.

Symbol	Parameter	Test Conditions		APW7090			
Symbol	Parameter	l est Conditions	Min	Тур	Max	Unit	
SUPPLY	CURRENT			•			
$I_{VIN}$	VIN Supply Current	V <sub>FB</sub> = 0.85V, V <sub>EN</sub> =3V, LX=Open	-	1.0	2.0	mA	
I <sub>VIN_SD</sub>	VIN Shutdown Supply Current	V <sub>EN</sub> = 0V, V <sub>IN</sub> =32V	-	-	5	μΑ	
I <sub>VCC</sub>	VCC Supply Current	V <sub>EN</sub> = 3V, V <sub>CC</sub> = 5.0V, V <sub>FB</sub> =0.85V	-	700	-	μΑ	
I <sub>VCC_SD</sub>	VCC Shutdown Supply Current	V <sub>EN</sub> = 0V, V <sub>CC</sub> = 5.0V	-	-	1	μΑ	
VCC 4.2V	LINEAR REGULATOR					•	
	Output Voltage	V <sub>IN</sub> = 8 ~ 32V	4.0	4.2	4.5	V	
	Load Regulation	I <sub>O</sub> =0 ~ 8mA	-60	-40	0	m۷	
	Current-Limit	V <sub>CC</sub> >POR Threshold	8	-	30	mΑ	
VIN-TO-U	GND 5.5V LINEAR REGULATOR					•	
	Output Voltage (V <sub>VIN-UGND</sub> )	V <sub>IN</sub> = 8 ~ 32V, I <sub>O</sub> = 0 ~ 10mA	5.3	5.5	5.7	V	
	Load Regulation	I <sub>O</sub> = 0 ~ 10mA	-80	-60	0	m∨	
	Current-Limit	V <sub>IN</sub> = 8 ~ 32V	10	-	30	m/	
POWER-0	ON-RESET (POR) AND LOCKOUT	VOLTAGE THRESHOLDS					
	VCC POR Voltage Threshold	V <sub>CC</sub> rising	3.7	3.9	4.1	V	
	VCC POR Hysteresis		-	0.15	-	V	
	EN Lockout Voltage Threshold	V <sub>EN</sub> rising	2.3	2.5	2.7	V	
	EN Lockout Hysteresis		-	0.2	-	V	
	VIN-to-UGND Lockout Voltage Threshold	V <sub>VIN-UGND</sub> rising	-	3.5	-	V	
	VIN-to-UGND Lockout Hysteresis		-	0.2	-	V	
REFEREN	ICE VOLTAGE						
VREF	Reference Voltage		-	0.8	-	V	
	Output Voltage Accuracy	$T_J = -40 \sim 125^{\circ}\text{C}, \ I_{OUT} = 0 \sim 5\text{A}, \ V_{IN} = 8 \sim 32\text{V}$	-1.0	-	+1.0	%	
	Line Regulation	V <sub>IN</sub> = 8 ~ 32V, I <sub>OUT</sub> = 0A	-	0.36	-	%	
	Load Regulation	I <sub>OUT</sub> = 0 ~ 5A	-	0.4	-	%	
OSCILLA	TOR AND DUTY						
FOSC	Free Running Frequency	V <sub>IN</sub> = 8 ~ 32V	340	380	420	kHz	
	Foldback Frequency	V <sub>FB</sub> = 0V	-	80	-	kH:	
	Maximum Converter's Duty Cycle		-	93	-	%	
	Minimum Pulse Width of LX	V <sub>IN</sub> = 8 ~ 32V	-	200	-	ns	
CURREN	T-MODE PWM CONVERTER						
Gm	Error Amplifier Transconductance		-	400	-	μΑ/	
	Error Amplifier DC Gain	COMP = Open	60	80	-	dB	
	P-Channel Power MOSFET Resistance		-	50	-	mΩ	




## **Electrical Characteristics**


Unless otherwise specified, these specifications apply over  $V_{IN}$ =12V. Typical values are at  $T_A$ =25°C.

Comple at	Barrantan	Total Constitions		APW7090		
Symbol	Parameter	Test Conditions	Min	Min Typ Max		Unit
PROTEC	TIONS					
Ішм	P-Channel Power MOSFET Current-limit	Peak Current	6	7.5	9	Α
Vuv	FB Under-Voltage Threshold	V <sub>FB</sub> falling	66	70	74	%
	FB Under-Voltage Hysteresis		-	40	-	mV
Тотр	Over-Temperature Trip Point		-	150	-	°C
	Over-Temperature Hysteresis		-	50	-	°C
SOFT-ST	ART, ENABLE AND INPUT CURRE	ENTS				
tss	Soft-Start Interval		9	10.8	12	ms
	EN Shutdown Voltage Threshold	Ven falling, V <sub>IN</sub> = 8 ~ 32V	-	-	0.8	V
	EN Enable Voltage Threshold	V <sub>EN</sub> rising, V <sub>IN</sub> = 8 ~ 32V	2.1	-	-	V
	P-Channel Power MOSFET Leakage Current	VEN = 0V, VLX = 0V, VIN = 32V	-	-	4	μА





## **Typical Operating Characteristics**





Output Current, I<sub>OUT</sub> (A)








## **Operating Waveforms**

(Refer to the application circuit 1 in the section "Typical Application Circuits",  $V_{IN}$ =12V,  $V_{OUT}$ =3.3V, L1=10 $\mu$ H)


#### **Load Transient Response**



Ch1:  $V_{OUT}$ , 200mV/Div, DC, Voltage Offset = 3.3V

Ch2:  $I_{L1}$ , 1A/Div, DC Time: 50 $\mu$ s/Div


#### **Load Transient Response**



Ch1: V<sub>OUT</sub>, 100mV/Div, DC, Voltage Offset = 3.3V


Ch2: I<sub>L1</sub>, 1A/Div, DC Time: 50μs/Div

#### **Power On**



Ch1:  $V_{\rm IN}$ , 5V/Div, DC Ch2:  $V_{\rm OUT}$ , 2V/Div, DC Ch3:  $I_{\rm L1}$ , 2A/Div, DC Time: 5ms/Div

#### **Power Off**




Ch1:  $V_{\rm IN}$ , 5V/Div, DC Ch2:  $V_{\rm OUT}$ , 2V/Div, DC Ch3:  $I_{\rm L1}$ , 2A/Div, DC Time: 5ms/Div



## **Operating Waveforms (Cont.)**


(Refer to the application circuit 1 in the section "Typical Application Circuits",  $V_{IN}$ =12V,  $V_{OUT}$ =3.3V, L1=10 $\mu$ H)

#### **Enable Through EN Pin**




Ch1:  $V_{EN}$ , 5V/Div, DC Ch2:  $V_{OUT}$ , 2V/Div, DC Ch3:  $I_{L1}$ , 2A/Div, DC Time: 5ms/Div

#### Shutdown Through EN Pin




Ch1:  $V_{EN}$ , 5V/Div, DC Ch2:  $V_{OUT}$ , 2V/Div, DC Ch3:  $I_{L1}$ , 2A/Div, DC Time: 5ms/Div

#### **Switching Waveform**



Ch1:  $V_{LX}$ , 5V/Div, DC Ch2:  $I_{L1}$ , 1A/Div, DC Time: 1.25 $\mu$ s/Div

#### **Switching Waveform**




Ch1:  $V_{LX}$ , 5V/Div, DC Ch2:  $I_{L1}$ , 2A/Div, DC Time: 1.25 $\mu$ s/Div



## **Operating Waveforms (Cont.)**

(Refer to the application circuit 1 in the section "Typical Application Circuits",  $V_{IN}$ =12V,  $V_{OUT}$ =3.3V, L1=10 $\mu$ H)

#### **Line Transient Response**



Ch1:  $V_{OUT}$ , 50mV/Div, DC, Voltage Offset = 3.3V

Ch2:  $V_{IN}$ , 5V/Div, DC, Voltage Offset = 12V

Time: 50µs/Div




## **Pin Description**

PI	IN	FUNCTION			
NO.	NAME	FUNCTION			
1	VIN	Power Input. VIN supplies the power to the control circuitry, gate driver and step-down converter switch. Connecting a ceramic bypass capacitor and a suitably large capacitor between VIN and GND eliminates switching noise and voltage ripple on the input to the IC.			
2	EN	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator, drive it low to turn it off.			
3	UGND	Gate driver power ground of the P-channel Power MOSFET. A linear regulator regulates a 5.5V voltage between VIN and UGND to supply power to P-channel MOSFET gate driver. Connect a ceramic capacitor between VIN and UGND for noise decoupling and stability of the linear regulator.			
4	VCC	Bias input and 4.2V linear regulator's output. This pin supplies the bias to some control circuits. The 4.2V linear regulator converts the voltage on VIN to 4.2V to supply the bias when no external 5V power supply is connected with VCC. Connect a ceramic capacitor between VCC and GND for noise decoupling and stability of the linear regulator.			
5	LX	Power Switching Output. Connect this pin to the underside Exposed Pad.			
6	COMP	Output of error amplifier. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required for noise decoupling.			
7	FB	Feedback Input. The IC senses feedback voltage via FB and regulate the voltage at 0.8V. Connecting FB with a resistor-divider from the output set the output voltage in the range from 0.8V to 90% V <sub>IN</sub> .			
8	GND	Power and Signal Ground.			
9 Exposed Pad	LX	Power Switching Output. LX is the Drain of the P-channel MOSFET to supply power to the output. The Exposed Pad provides current with lower impedance than Pin 5. Connect the pad to output LC filter via a top-layer thermal pad on PCBs. The PCB will be a heat sink of the IC.			




## **Block Diagram**





## **Typical Application Circuit**



Recommended Feedback Compensation Network Components List:

<b>V</b> <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	<b>L1</b> (μΗ)	<b>C4</b> (μF)	C4 ESR $(m\Omega)$	<b>R</b> 1 (kΩ)	<b>R2</b> (kΩ)	<b>C7</b> (pF)	<b>R4</b> (kΩ)	<b>C5</b> (pF)	<b>C6</b> (pF)
24	12	15	22	5	140	10	22	62	820	22
24	12	15	44	3	140	10	22	120	820	22
24	5	10	22	5	63.4	12	33	24	1500	22
24	5	10	44	3	63.4	12	33	51	1500	22
12	5	10	22	5	63.4	12	68	24	820	22
12	5	10	44	3	63.4	12	68	51	820	22
12	3.3	10	22	5	47	15	82	15	1000	22
12	3.3	10	44	3	47	15	82	33	1000	22
12	2	4.7	22	5	30	20	56	10	2200	22
12	2	4.7	44	3	30	20	56	20	2200	22
12	1.2	3.3	22	5	7.5	15	150	6.2	3300	22
12	1.2	3.3	44	3	7.5	15	150	12	3300	22
5	3.3	3.3	22	5	47	15	68	15	560	22
5	3.3	3.3	44	3	47	15	68	33	560	22
5	1.2	2.2	22	5	7.5	15	270	5.6	1500	22
5	1.2	2.2	44	3	7.5	15	270	12	1500	22
5	0.8	2.2	22	5	0	NC	NC	2.7	2700	22
5	0.8	2.2	44	3	0	NC	NC	6.2	2700	22



### **Function Description**

#### **Main Control Loop**

The APW7090 is a constant frequency current mode switching regulator. During normal operation, the internal P-channel power MOSFET is turned on each cycle when the oscillator sets an internal RS latch and would be turned off when an internal current comparator (ICMP) resets the latch. The peak inductor current at which ICMP resets the RS latch is controlled by the voltage on the COMP pin, which is the output of the error amplifier (EAMP). An external resistive divider connected between  $V_{\text{OUT}}$  and ground allows the EAMP to receive an output feedback voltage  $V_{\text{FB}}$  at FB pin. When the load current increases, it causes a slight decrease in  $V_{\text{FB}}$  relative to the 0.8V reference, which in turn causes the COMP voltage to increase until the average inductor current matches the new load current.

## VCC Power-On-Reset (POR) and EN Undervoltage Lockout

The APW7090 keeps monitoring the voltage on VCC pin to prevent wrong logic operations which may occur when VCC voltage is not high enough for the internal control circuitry to operate. The VCC POR has a rising threshold of 3.9V (typical) with 0.15V of hysteresis. An external under voltage lockout (UVLO) is sensed and programmed at the EN pin. The EN UVLO has a rising threshold of 2.5V with 0.2V of hysteresis. The EN UVLO should be programmed by connecting a resistive divider from VIN to EN to GND. After the VCC, EN and VIN-to-UGND voltages exceed their respective voltage thresholds, the IC starts a start-up process and then ramps up the output voltage to the setting of output voltage. Connect a RC network from EN to GND to set a turn-on delay that can be used to sequence the output voltages of multiple devices.

#### VCC 4.2V Linear Regulator

VCC is the output terminal of the internal 4.2V linear regulator which is powered from VIN and provides power to the APW7090. The linear regulator designed to be stable with a low-ESR ceramic output capacitor powers the internal control circuitry. Bypass VCC to GND with a ceramic capacitor of at least 0.22 $\mu$ F. Place the capacitor physically close to the IC to provide good noise decoupling. The linear regulator is not intended for powering up any external loads. Do not connect any external loads to VCC. The linear regulator is also equipped with current-limit protection to protect itself during over-load or short-circuit conditions on VCC pin.

#### VIN-to-UGND 5.5V Linear Regulator

The built-in 5.5V linear regulator regulates a 5.5V voltage between VIN and UGND pins to supply bias and gate charge for the P-channel Power MOSFET gate driver. The linear regulator is designed to be stable with a low-ESR ceramic output capacitor of at least 0.22 $\mu$ F. It is also equipped with current-limit function to protect itself during over-load or short-circuit conditions between VIN and UGND. The APW7090 shuts off the output of the converters when the output voltage of the linear regulator is below 3.5V (typical). The IC resumes working by initiating a new soft start process when the linear regulator's output voltage is above the under voltage lockout voltage threshold.

#### **Digital Soft-Start**

The APW7090 has a built-in digital soft-start to control the output voltage rise and limit the input current surge during start-up. During soft-start, an internal ramp, connected to the one of the positive inputs of the error amplifier, rises up from 0V to 1V to replace the reference voltage (0.8V) until the ramp voltage reaches the reference voltage. The device is designed with a preceding delay about 10.8ms (typical) before soft-start process.



### **Function Description (Cont.)**

#### **Output Under-Voltage Protection**

In the process of operation, if a short-circuit occurs, the output voltage will drop quickly. Before the current-limit circuit responds, the output voltage will fall out of the required regulation range. The undervoltage continually monitors the FB voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold, the IC shuts down converter's output. The under-voltage threshold is 70% of the nominal output voltage. The undervoltage comparator has a built-in 2µs noise filter to prevent the chips from wrong UVP shutdown caused by noise. The undervoltage protection works in a hiccup mode without latched shutdown. The IC will initiate a new soft-start process at the end of theproceeding delay.

#### **Over-Temperature Protection (OTP)**

The over-temperature circuit limits the junction temperature of the APW7090. When the junction temperature exceeds T<sub>J</sub>=+150°C, a thermal sensor turns off the power MOSFET, allowing the devices to cool. The thermal sensor allows the converter to start a start-up process and regulate the output voltage again after the junction temperature cools by 50°C. The OTP is designed with a 50°C hysteresis to lower the average T<sub>J</sub> during continuous thermal overload conditions, increasing lifetime of the IC.

#### Enable/Shutdown

Driving EN to ground places the APW7090 in shutdown. When in shutdown, the internal power MOSFET turns off, all internal circuitry shuts down and the quiescent supply current of VIN reduces to <1 $\mu$ A (typical).

#### **Current-Limit Protection**

The APW7090 monitors the output current, flowing through the P-channel power MOSFET, and limits the current peak at current-limit level to prevent loads and the IC from damages during overload or short-circuit conditions.

#### Frequency Foldback

When the output is shortened to the ground, the frequency of the oscillator will be reduced to about 80kHz. This lower frequency allows the inductor current to safely discharge, thereby preventing current runaway. The oscillator's frequency will gradually increase to its designed rate when the feedback voltage on FB again approaches 0.8V.



### **Layout Consideration**

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedance should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separating and finally combined using ground plane construction or single point grounding. Figure 2 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Begin the layout by placing the power components first. Orient the power circuitry to achieve a clean power flow path. If possible, make all the connections on one side of the PCB with wide, copper filled areas.
- In Figure 2, the loops with same color bold lines conduct high slew rate current. These interconnecting impedances should be minimized by using wide and short printed circuit traces.
- 3. Keep the sensitive small signal nodes (FB, COMP) away from switching nodes (LX or others) on the PCB. Therefore, place the feedback divider and the feedback compensation network close to the IC to avoid switching noise. Connect the ground of feedback divider directly to the GND pin of the IC using a dedicated ground trace.
- 4. The VCC decoupling capacitor should be right next to the VCC and GND pins. Capacitor C2 should be connected as close to the VIN and UGND pins as possible.

5. Place the decoupling ceramic capacitor C1 near the VIN as close as possible. The bulk capacitors C8 are also placed near VIN. Use a wide power ground plane to connect the C1, C8, C4, and Schottky diode to provide a low impedance path between the components for large and high slew rate current.




Figure 3. Recommended Layout Diagram

#### **Thermal Consideration**

In Figure 4, the SOP-8P is a cost-effective package featuring a small size, like a standard SOP-8, and a bottom exposed pad to minimize the thermal resistance of the package, being applicable to high current applications. The exposed pad must be soldered to the top  $V_{LX}$  plane. The copper of the  $V_{LX}$  plane on the Top layer conducts heat into the PCB and air. Please enlarge the area of  $V_{LX}$  plan to reduces the case-to-ambient resistance  $(\theta_{CA})$ .




Figure 2. Current Path Diagram





Figure 4.



## Package Information

#### SOP-8P




Ş	SOP-8P						
SYMBOL	MILLIM	ETERS	INCHES				
6	MIN.	MAX.	MIN.	MAX.			
Α		1.60		0.063			
A1	0.00	0.15	0.000	0.006			
A2	1.25		0.049				
b	0.31	0.51	0.012	0.020			
С	0.17	0.25	0.007	0.010			
D	4.80	5.00	0.189	0.197			
D1	2.50	3.50	0.098	0.138			
Е	5.80	6.20	0.228	0.244			
E1	3.80	4.00	0.150	0.157			
E2	2.00	3.00	0.079	0.118			
е	1.27 BSC		0.05	0 BSC			
h	0.25	0.50	0.010	0.020			
L	0.40	1.27	0.016	0.050			
θ	0°C	8°C	0°C	8°C			

Note: 1. Followed from JEDEC MS-012 BA.

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .
- 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



## **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 ±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 <b>±</b> 0.05
SOP-8P	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 <b>±</b> 0.10	8.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.55 ±0.20	5.25 ±0.20	2.10 <b>±</b> 0.20


(mm)

## **Devices Per Unit**


Package Type	Unit	Quantity
SOP-8P	Tape & Reel	2500



# **Taping Direction Information** sop-8



### **Classification Profile**





## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly			
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds			
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3 °C/second max.			
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds			
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2			
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds			
Average ramp-down rate (T <sub>p</sub> to T <sub>smax</sub> )	6 °C/second max.	6 °C/second max.			
Time 25°C to peak temperature	6 minutes max.	8 minutes max.			
* Tolerance for peak profile Temperature (T <sub>o</sub> ) is defined as a supplier minimum and a user maximum.					

 $<sup>^*</sup>$  Tolerance for peak profile Temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	<sup>3</sup> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>j</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA

<sup>\*\*</sup> Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



## **Customer Service**

#### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

#### Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838